


2.5V 10-Bit Flip-Flop with **Dual and 3-State Outputs**

Product Features

- PI74AVC+16820 is designed for low-voltage operation, $V_{CC} = 1.65 \text{V} \text{ to } 3.6 \text{V}$
- True ±24mA Balanced Drive @ 3.3V
- I_{OFF} supports partial power-down operation
- 3.6V I/O Tolerant inputs and outputs
- All outputs contain a patented DDC (Dynamic DriveControl) circuit that reduces noise without degrading propagation delay.
- Industrial operation: -40°C to +85°C
- Available Packages:
 - 56-pin 240-mil wide plastic TSSOP
 - -56-pin 173-mil wide plastic TVSOP

Pin Configuration



Product Description

Pericom Semiconductor's PI74AVC+ series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.


The PI74AVC+16820, a 10-bit flip-flop designed for 1.65V to 3.6V V_{CC} operation, is designed with edge-triggered D-type flip-flops. On the positive transition of clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (HIGH or LOW level) or a highimpedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capacity to drive bus lines without the need for interface or pullup components.

 $\overline{\rm OE}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor whose minimum value is determined by the current sinking capability of the driver.

Logic Block Diagram



Pin Description

1

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
CLK	Clock Input (Active HIGH)
Qn	3-State Outputs
Dn	Data Inputs
GND	Ground
V_{CC}	Power



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Voltage range applied to any output in the high-impedance or power-off state, V _O ⁽¹⁾ 0.5V to +4.6V Voltage range applied to any output in the
high or low state, $V_0^{(1,2)}$
Input clamp current, I _{IK} (V _I <0)
Output clamp current, I _{OK} (V _O <0)
Continuous output current, IO±50mA
Continuous current through each V _{CC} or GND ±100mA
Package thermal impedance, θ _{JA} ⁽³⁾ : package A 64°C/W
package K 48°C/W
Storage Temperature range, T _{stg} 65°C to 150°C

Notes:

- 1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
- 2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Truth Table(1) (each Flip-Flop)

	Inputs							
OE n	CLK	Dn	Qn					
L	1	Н	Н					
L	1	L	L					
L	L	X	Qo					
Н	X	X	Z					

Note 1.

2

H = High Signal Level; L = Low Signal Level

X = Irrelevant; Z = High Impedance

Qo = Output Level before the indicated steady-state conditions were established.

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



$\textbf{Recommended Operating Conditions}^{(1)}$

		Min.	Max.	Units
V Camphy Valtage	Operating	1.65	3.6	
V _{CC} Supply Voltage	Data retention only	1.2		
	$V_{CC} = 1.2V$	V _{CC}		
V _{IH} High-level Input Voltage	$V_{CC} = 1.65V \text{ to } 1.95V$	0.65 x V _{CC}		
	$V_{CC} = 2.3 V \text{ to } 2.7 V$	1.7		
	$V_{CC} = 3V$ to 3.6V	2		
	$V_{CC} = 1.2V$		GND	V
V _{IL} Low-level Input Voltage	$V_{CC} = 1.65V \text{ to } 1.95V$		0.35 x V _{CC}	
	$V_{CC} = 2.3 V \text{ to } 2.7 V$		0.7	
	$V_{CC} = 3V$ to 3.6V		0.8	
V _I Input Voltage	0	3.6		
V Output Valence	Active State	0	V _{CC}	
V _O Output Voltage	3-State	0	3.6	
	$V_{CC} = 1.65V \text{ to } 1.95V$		- 6	
I _{OH} High-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		- 12	
	$V_{CC} = 3V$ to 3.6V		- 24	4
	$V_{CC} = 1.65V \text{ to } 1.95V$		6	mA
I _{OL} Low-level output current	$V_{CC} = 2.3 V \text{ to } 2.7 V$		12	
	$V_{CC} = 3V$ to 3.6V		24	
ΔtΔv Input transition rise or fall rate	$V_{CC} = 1.65 V \text{ to } 3.6 V$		5	ns/V
T _A Operating free-air temperature		-40	85	°C

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C +85°C)

Parameters		Test	Conditions ⁽¹⁾	V _{CC}	Min.	Тур.	Max.	Units
V _{OH}		$I_{OH} = -100 \mu A$		1.65V to 3.6V	V _{CC} -0.2V			
		$I_{OH} = -6mA$	$V_{IH} = 1.07V$	1.65V	1.2			
		$I_{OH} = -12mA$	$V_{\rm IH} = 1.7V$	2.3V	1.75			
		$I_{OH} = -24 \text{mA}$	$V_{IH} = 2V$	3V	2.0			V
V _{OL}		$I_{\rm OL} = 100 \mu A$		1.65V to 3.6V			0.2	·
		$I_{OL} = 6mA$	$V_{IH} = 0.57V$	1.65V			0.45	
		$I_{OL} = 12mA$	$V_{\rm IH} = 0.7V$	2.3V			0.55	
		$I_{\rm OL} = 24 \text{mA}$	$V_{\rm IH} = 0.8V$	3V			0.8	
I _I		$V_{\rm I} = V_{\rm CC}$ or GN	ID	3.6V			±2.5	
I _{OFF}		$V_{\rm I}$ or $V_{\rm O} = 3.6$	$V_{\rm I}$ or $V_{\rm O} = 3.6 \rm V$				±10	
I _{OZ}		$V_{\rm I} = V_{\rm CC}$ or GN	$V_{\rm I} = V_{\rm CC}$ or GND				±10	mA
I _{CC}		$V_{\rm O} = V_{\rm CC}$ or G	$ND I_O = 0$	3.6V		40		
$C_{\rm I}$	Control Imputs			2.5V		4		
	Control Inputs	W = W or CN	W W CND			4		
	Data Issueda	$V_{I} = V_{CC}$ or GND		2.5V		6		F
	Data Inputs			3.3V		6		pF
Co	Outputs	V V 0 C	MD	2.5V		8		
	Outputs	$V_{O} = V_{CC}$ or GND		3.3V		8		

4

Note:

^{1.} Typical values are measured at $T_A = 25$ °C.



Timing Requirements

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	V _{CC} :	= 1.2V	V _{CC} =	= 1.5V .1V		= 1.8V 15V		= 2.5V .2V	V _{CC} = ±0.		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fclock Clock Frequency						150		180		180	MHz
tw Pulse duration, CLK high or low					6.0		3.0		3.0		
t _{su} Setup time, data before CLK↑					5.7		3.5		2.5		ns
t _h Hold time, data after CLK↑					1.2		1.0		1.0		

Switching Characteristics

(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)

	From	То	V _{CC} :	= 1.2V	V _{CC} = ± 0	= 1.5V .1V		= 1.8V .15V	V _{CC} = ± 0	= 2.5V 0.2V	V _{CC} = ± 0		
Parameters	(Input)	(Output)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
f _{max}							150		180		180		MHz
t _{pd}	$\overline{\text{CLK}}$	Q						4.0		3.2		2.7	
t _{en}	ŌĒ	Q						5.8		5.1		4.5	ns
t _{dis}	ŌĒ	Q						5.0		4.6		4.2	

Operating Characteristics, T_A=25°C


			$V_{CC} = 1.8V$ $\pm 0.15V$	$V_{CC} = 2.5V$ $\pm 0.2V$	$V_{CC} = 3.3V$ $\pm 0.3V$	
Parameter	S	Test Conditions	Typical	Typical	Typical	Units
Cpd Power Dissipation	Outputs Enabled	$C_L = 0pF, f = 10 MHz,$	40	48	55	mE
Capacitance	Outputs Disabled	2 outputs switching	23	27	32	pF

5




PARAMETER MEASUREMENT INFORMATION


 $V_{CC} = 1.2V$ and $1.5V \pm 0.1V$



Load Circuit




Voltage Waveforms Setup and Hold Times




Voltage Waveforms Propagation Delay Times





Voltage Waveforms Pulse Duration



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_R \leq$ 2.0ns, $t_F \leq$ 2.0ns.

6


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8V \pm 0.15V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

7


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. tpzL and tpzH are the same as ten
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5V \pm 0.2V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 3. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.


8


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3V \pm 0.3V$









Voltage Waveforms Setup and Hold Times



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Enable and Disable Times

Figure 4. Load Circuit and Voltage Waveforms

Notes:


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \le 2.0 \text{ns}$, $t_F \le 2.0 \text{ns}$.

9


- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}



56-pin TSSOP(A) Package)



56-pin TVSOP(K) Package)



Ordering Information

Ordering Data	Description
PI74AVC+16820A	56-pin, 240-mil wide plastic TSSOP
PI74AVC+16820K	56-pin, 173-mil wide plastic TSSOP

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com